RE: Logic Design - How to write simple RAM in VHDL by utopian-io

vhdl · @utopian-io · May 30 '18

$0.07

#### Hi @drifter1!

Your post was upvoted by utopian.io in cooperation with steemstem - supporting knowledge, innovation and technological advancement on the Steem Blockchain.

#### Contribute to Open Source with utopian.io
Learn how to contribute on <a href="https://join.utopian.io">our website</a> and join the new open source economy.

**Want to chat? Join the Utopian Community on Discord https://discord.gg/h52nFrV**

👍 drifter1

`author`	utopian-io
`permlink`	20180530t101827242z
`category`	vhdl
`json_metadata`	{"tags":["utopian.tip"],"app":"utopian-io"}
`created`	2018-05-30 10:18:27
`last_update`	2018-05-30 10:18:27
`depth`	1
`children`	0
`last_payout`	2018-06-06 10:18:27
`cashout_time`	1969-12-31 23:59:59
`total_payout_value`	0.056 HBD
`curator_payout_value`	0.018 HBD
`pending_payout_value`	0.000 HBD
`promoted`	0.000 HBD
`body_length`	422
`author_reputation`	152,955,367,999,756
`root_title`	"Logic Design - How to write simple RAM in VHDL"
`beneficiaries`	`[]`
`max_accepted_payout`	1,000,000.000 HBD
`percent_hbd`	10,000
`post_id`	58,419,591
`net_rshares`	19,868,236,008
`author_curate_reward`	""

properties (23)vote details (1)

voter	weight	wgt%	rshares	pct	time
drifter1	0 B		19,868,236,008	100%